	Ennella	nont No		Evom Coot No.				
	Enrollment No: Exam Seat No:							
	C.U.SHAH UNIVERSITY							
	Summer Examination-2018							
	Subject Name: CMOS VLSI Design							
	Subject Code: 5TE01CVD1			Branch: M.Tech (VESD)				
	Semeste	er: 1	Date: 19/03/2018	Time: 02:30 To 05:30 Marks: 70				
	Instruc	tions:						
	(1) Use of Programmable calculator and any other electronic instrument is prohibited.							
	(2) Instructions written on main answer book are strictly to be obeyed.							
	<ul><li>(3) Draw neat diagrams and figures (if necessary) at right places.</li><li>(4) Assume suitable data if needed.</li></ul>							
	( . /	1 100 0111						
				SECTION – I				
Q-1			e the following tern	ns	<b>(07)</b>			
	<b>a.</b>		e Margin					
	b.		sistor sizing.					
	c.		shold Voltage. smission Gate					
	d.							
	e. f.	•	Power Consumption					
	g.		r Delay Product.					
	8.		<b>,</b>					
<b>Q-2</b>			npt all questions		<b>(14)</b>			
	<b>(a)</b>			of RC effect in CMOS inverter chain.				
	<b>(b)</b>	Expla	in the characteristic a	and operation of NMOS Enhancement transistor.				
				OR				
<b>Q-2</b>			npt all questions		<b>(14)</b>			
	(a)			er DC characteristics and obtain the relationship for				
		_	_	region in the transfer characteristics.				
	<b>(b)</b>	Expla	un with neat diagram	s the Multiplexer and latches using Transmission Gate.				
Q-3		Atten	npt all questions		(14)			

# **Q**-2

## Q-

- (a)
- Derive the equation of fall time for CMOS inverter.

  Design a circuit and layout diagram for two input CMOS NAND and NOR gate. **(b)**

### OR

#### Q-3 **Attempt all questions (14)**

- Derive the capacitances of three regions of operation of MOS device. Explain the fringing effects in MOS device. (a)
- **(b)**



# SECTION – II

Q-4		Define the following terms	(07)
	a.	Tri-state logic	
	b.	Bi-directional Pads	
	c.	Dynamic MOS RAM Cell	
	d.	Routing capacitance of MOS	
	e.	Synchronous Counter	
	f.	Latch	
	g.	Ripple Carry	
Q-5		Attempt all questions	(14)
	(a)	Explain Pseudo 2-phase memory structures.	` ,
	<b>(b)</b>	Write note on Clocked CMOS logic.	
		OR	
Q-5		Attempt all questions	(14)
	(a)	Draw and explain Pseudo nMOS logic in detail.	` ,
	<b>(b)</b>	Explain Pseudo 4-phase clocking	
<b>Q-6</b>		Attempt all questions	(14)
	(a)	Explain with diagram the IDDQ testing.	
	<b>(b)</b>	Explain the design of Dynamic Combinational Adder.	
		OR	
Q-6		Attempt all Questions	(14)
•	(a)	Explain the design of Booth multiplier circuit.	,
	<b>(b)</b>	Explain the parallel multiplier based on partial product generation.	
	` /		

